

# INFORMAL EXAMINER'S AMENDMENT

## Amendments to the Specification

Please replace the Title with the following Title:

APPARATUS IN A MICROPROCESSOR FOR BRANCHING IN RESPONSE TO AN INSTRUCTION CACHE FETCH ADDRESS WITHOUT KNOWING WHETHER OR NOT A BRANCH INSTRUCTION IS PRESENT IN A CACHE LINE OF INSTRUCTION BYTES SELECTED FROM THE INSTRUCTION CACHE BY THE FETCH ADDRESS AND FOR CORRECTING IF THE BRANCHING WAS ERRONEOUS

Please replace the table on page 1 with the following amended table:

Docket #	Serial #	Title	
CNTR:2021	<u>09/849736</u>	SPECULATIVE BRANCH TARGET ADDRESS CACHE	US PATENT APP. PUB. 20020194461
CNTR:2023	<u>09/849734</u>	SPECULATIVE HYBRID BRANCH DIRECTION PREDICTOR	NOW PATENT # 6886093
CNTR:2050	<u>09/849822</u>	DUAL CALL/RETURN STACK BRANCH PREDICTION SYSTEM	US PATENT APP. PUB. 20020188833
CNTR:2052	<u>09/849799</u>	SPECULATIVE BRANCH TARGET ADDRESS CACHE WITH SELECTIVE OVERRIDE BY SECONDARY PREDICTOR BASED ON BRANCH INSTRUCTION TYPE	US PATENT APPLICATION PUBLICATION 20020194464
CNTR:2062	<u>09/849754</u>	APPARATUS AND METHOD FOR SELECTING ONE OF MULTIPLE TARGET ADDRESSES STORED IN A SPECULATIVE BRANCH TARGET ADDRESS CACHE PER INSTRUCTION CACHE LINE	NOW ABANDONED
CNTR:2063	<u>09/849800</u>	APPARATUS AND METHOD FOR TARGET ADDRESS REPLACEMENT IN SPECULATIVE BRANCH TARGET ADDRESS CACHE	NOW PATENT # 6895498